

Vidyavardhini's College of Engineering & Technology, Vasai(w)

Department of Electronics & Telecommunication Engineering

Subject: Microprocessor and Peripherals

SEM V (ECC501) (REV-2016)

| Q No | Questions |
|--|---|
| Module I: Introduction to Microcomputer | |
| 1 | <p>_____ converts the programs written in assembly language into machine instructions.</p> <p>a) Machine compiler b) Interpreter c) Assembler d) Converter</p> <p>Explanation: An assembler is a software used to convert the programs into machine instructions.</p> |
| 2 | <p>The coded object modules of the program to be assembled are present in</p> <p>a) .ASM file b) .OBJ file c) .EXE file d) .OBJECT file</p> <p>solution : .OBJ file is created with same name as source file and extension .OBJ. It contains the coded object modules of the program to be assembled.</p> |
| 3 | <p>The extension that is essential for every assembly level program is</p> <p>a) .ASP b) .ALP c) .ASM d) .PGM</p> <p>solution : every assembly level program should have extension .asm</p> |
| 4 | <p>Compiler translates the source code to</p> <p>a. Executable code b. Assembly code c. Binary code d. Non executable code</p> |
| 5 | <p>Which bus carry addresses</p> <p>a. Address bus b. Data bus c. Control bus d. System bus.</p> <p>Solution : address bus is used to carry address of memory or port</p> |
| 6 | 20 bit address can generate an address upto |

| | |
|--|---|
| | <p>a. 1KB b. 1 GB c. 1MB d. 1 TB</p> <p>Solution: $2^{20} = 2^{10} \times 2^{10} = 1\text{KB} \times 1\text{KB} = 1\text{MB}$</p> |
| 7. | <p>CPU can read, write data by using</p> <p>a. Address bus b. Data bus c. Control bus d. System bus.</p> <p>Solution :</p> <p>a. CPU can read, write data by using Data bus</p> |
| 8. | <p>Which bus can generate Read, Write signals</p> <p>a. Address bus b. Data bus c. Control bus d. System bus.</p> <p>Solution :</p> <p>Control bus can generate Read, Write signals</p> |
| 9. | <p>When memory read or IO read are achieved data is to the processor</p> <p>a. Input b. Output c. Input / output d. Can't say</p> <p>Solution :</p> <p>memory read or IO read are with respect to microprocess read ie input data</p> |
| 10 | <p>When memory Write or IO Write are achieved data is to the processor</p> <p>a. Input b. Output c. Input / output d. Can't say</p> <p>Solution:</p> <p>memory Write or IO Write are with respect to microprocess read ie output data</p> |
| Module II Architecture of 8086 microprocessor | |
| 11 | <p>Which of the following is/are 16-bit micro processor?</p> <p>a) 8008 b) 8080 c) 8085</p> |

| | |
|-----|--|
| | <p>d) 8086</p> <p>solution 8086 is 16 bit microprocessor</p> |
| 12 | <p>The register of 8086 are _____ bits in size.</p> <p>a) 8</p> <p>b) 12</p> <p>c) 16</p> <p>d) 20</p> <p>solution :The register of 8086 are 16 nit size as it is 16 bit processor</p> |
| 13 | <p>Which register is used as a default counter in case of string and loop instructions.</p> <p>a) AX</p> <p>b) BX</p> <p>c) CX</p> <p>d) DX</p> <p>Solution: CX register is used as a default counter in case of string and loop instructions.</p> |
| 14 | <p>The number of address and data lines of 8086_____.</p> <p>a) 8 and 8</p> <p>b) 16 and 16</p> <p>c) 20 and 16</p> <p>d) 16 and 20</p> <p>solution :</p> <p>size of address bus 20 bit and data bus is 16 bit</p> |
| 15. | <p>_____ contains the actual assembly language instructions to be executed by the microprocessor.</p> <p>a) Data segment</p> <p>b) Code segment</p> <p>c) Stack segment</p> |

| | |
|----|--|
| | d) Extra segment |
| 16 | <p>Instruction Pointer (IP) contains offset address of which segment ?</p> <p>a) Data segment b) Code segment c) Stack segment d) Extra segment</p> |
| 17 | <p>Which of the following is not a machine control flag?</p> <p>a) Direction flag b) Interrupt flag c) Overflow flag d) Trap flag</p> <p>solution: Overflow flag is conditional flag</p> |
| 18 | <p>BHE of 8086 microprocessor signal is used to interface the _____</p> <p>a) I/O b) DMA c) Even bank memory d) Odd bank memory</p> <p>solution : If BHE'=0, then it indicates the transfer of data over the higher order data bus i.e. D8-D15. The higher order bus is interfaced to odd address bank memory when BHE' is enabled.</p> |
| 19 | <p>Ready pin of a microprocessor is used _____</p> <p>a) To indicate that processor is ready to receive inputs outputs b) To indicate that processor is ready to receive inputs output c) To introduce wait states d) To provide direct memory access.</p> <p>Solution : Explanation: This input is controlled to insert wait states into the timing of the microprocessor.</p> |

| | |
|---|---|
| 20 | <p>The _____ input is examined by a 'wait' instruction.</p> <p>a) K b) TEST c) LOCK d) KIT</p> <p>Explanation: TEST' input is examined by WAIT instruction. When TEST' goes low, execution will continue, else, the processor remains in an idle state.</p> |
| Module III : Instruction Set and programming of 8086 | |
| 21 | <p>Which segment register is being used in the given instruction?</p> <p>MOV CX , SS: [BX]</p> <p>a) Extra Segment Register (ES) b) Code Segment Register (CS) c) Stack Segment Register (SS) d) None of the Above</p> <p>Answer: c. Stack Segment Register (SS)</p> <p>Explanation:</p> <p>Here, the concept of Segment Override Prefix is being used. Although the default segment for the offset BX is DS, as the SS is mentioned in the instruction, it is overriding the default segment. Hence, the Stack Segment (SS) register is being used here.</p> |
| 22 | <p>Which segment register is being used in the given instruction?</p> <p>MOV CX , [IP]</p> <p>a) Extra Segment Register (ES) b) Code Segment Register (CS) c) Stack Segment Register (SS) d) None of the Above</p> <p>Answer: b. Code Segment Register (CS)</p> <p>Explanation:</p> <p>Here, the default segment for the offset IP is CS. Hence, the Code Segment (CS) register is being used here.</p> |
| 23 | <p>Which of the following is not a data copy/transfer instruction?</p> <p>a) MOV</p> |

| | |
|----|---|
| | <p>b) PUSH c) DAS d) POP Answer: c</p> <p>Explanation: DAS (Decimal Adjust after Subtraction) is an arithmetic instruction.</p> |
| 24 | <p>Which of the following instruction is not valid?</p> <p>a) MOV AX, BX b) MOV DS, 5000H c) MOV AX, 5000H d) PUSH AX</p> <p>Answer: b</p> <p>Explanation: Both the source and destination operands cannot be memory locations except for string instructions.</p> |
| 25 | <p>Which of the following assembler directives are used to define a Procedure in the 8086 microprocessor?</p> <ol style="list-style-type: none"> 1. PROCEDURE and ENDP 2. STARTP and ENDP 3. PROC and ENDPROC 4. PROC and ENDP <p>Answer: d.</p> <p>Explanation:</p> <p>The assembler directive that are used for defining a procedure in the 8086 microprocessor are: PROC and ENDP.</p> |
| 26 | <p>In a program, a Macro is being called 'n' times. Then how many times is the machine code generated for the same?</p> <ol style="list-style-type: none"> 1. 1 time 2. 'n' times 3. 'n-1' times 4. n+1 <p>Answer: b. 'n' times</p> <p>Explanation:</p> |

| | |
|----|---|
| | <p>The machine code (containing the instructions within the Macros) is generated every time the macro is called. So, if a Macro is being called 'n' times, then the number of times the machine code is generated is also 'n'?</p> |
| 27 | <p>DEBUG is able to troubleshoot only</p> <ul style="list-style-type: none"> a) EXE files b) OBJ files c) EXE file and .OBJ file e) EXE file and .LST file <p>Answer: Option A</p> |
| 28 | <p>The purpose of the ORIGIN directive is _____</p> <ul style="list-style-type: none"> a) To indicate the starting position in memory, where the program block is to be stored b) To indicate the starting of the computation code c) To indicate the purpose of the code d) To list the locations of all the registers used <p>Answer: Option A</p> |
| 29 | <p>Which of the following features is not offered by Macros?</p> <ul style="list-style-type: none"> a) Code reusability b) Less memory space c) Fast execution d) Slow execution <p>Answer: b. Less Memory Space</p> <p>Explanation:</p> <p>Every time a Macro is invoked, the entire set of instructions is loaded into the main memory due to which the execution of macros takes large memory space.</p> |
| 30 | <p>LES copies word from memory to register and -----</p> <ul style="list-style-type: none"> a) DS b) SS c) CS d) ES <p>Explanation: d)</p> |

| | |
|----|---|
| | |
| | Module IV: Peripherals Interfacing with 8086 and applications |
| 31 | <p>In 8086 microprocessor one of the following statements is not true.</p> <p>a) Coprocessor is interfaced in MAX mode</p> <p>b) Coprocessor is interfaced in MIN mode</p> <p>c) I/O can be interfaced in MAX / MIN mode</p> <p>d) Supports pipelining</p> <p>Ans-Coprocessor is interfaced in MIN mode</p> |
| 32 | <p>. In 8086 microprocessor the following has the highest priority among all type interrupts.</p> <p>a) NMI</p> <p>b) DIV 0</p> <p>c) TYPE 255</p> <p>d) OVER FLOW</p> <p>Ans-a) NMI</p> |
| 33 | <p>In which mode do all the Ports of the 8255 PPI work as Input-Output units for data transfer?</p> <ol style="list-style-type: none"> 1. BSR mode 2. Mode 0 of I/O mode 3. Mode 1 of I/O mode 4. Mode 2 of I/O mode <p>Answer: b. Mode 0 of I/O mode</p> |
| 34 | <p>How many data lines in total are there in the 8255 PPI IC?</p> <ol style="list-style-type: none"> 1. 8 data lines 2. 32 data lines 3. 24 data lines 4. None of the above |

| | |
|----|--|
| | Answer: c. 24 data lines |
| 35 | <p>If the programmable counter timer 8254 is set in mode 1 and is to be used to count six events, the output will remain at logic 0 for _____ number of counts</p> <p>A) 5</p> <p>B) 6</p> <p>C) 0</p> <p>D) 8</p> <p>Ans. OUT continues for the total length of the count. Hence answer is (B).</p> |
| 36 | <p>Which PORT C pins are used for port B in 8255 mode 1:</p> <p>a. PC0-PC2</p> <p>b. PC3-PC7</p> <p>c. PC6-PC7</p> <p>d. PC3-PC5</p> <p>Ans. a</p> |
| 37 | <p>What is size of I/O ports in 8255</p> <p>A.8 Bits</p> <p>B. 16 Bits</p> <p>C. 4 Bits</p> <p>D. 2 Bits</p> <p>Ans. a</p> |
| 38 | <p>Which chip used for interfacing peripherals with 8086 processor:</p> <p>a. 8251</p> <p>b. 8255</p> <p>c. 8254</p> |

| | |
|----|--|
| | <p>d. 8259</p> <p>Ans. b</p> |
| 39 | <p>___ bit in ICW1 indicates whether the 8259A is cascade mode or not?</p> <p>a) LTIM=0</p> <p>b) LTIM=1</p> <p>c) SNGL=0</p> <p>d) SNGL=1</p> <p>Ans-SNGL=0</p> |
| 40 | <p>The pin that clears the control word register of 8255 when enabled is</p> <p>a) CLEAR</p> <p>b) SET</p> <p>c) RESET</p> <p>d) CLK</p> <p>Answer: c</p> <p>Explanation: If reset pin is enabled then the control word register is cleared.</p> |
| | <p>Module V ADC, DAC, Interfacing with 8086 and its application</p> |
| 41 | <p>which multiplexer by ADC 0808/0809:</p> <p>a. 2:4</p> <p>b. 3:8</p> <p>c. 4:16</p> <p>d. 5:32</p> <p>Ans-b</p> |
| 42 | <p>Which of the following statements are true about DAC0808</p> |

| | |
|----|--|
| | <p>a) parallel digital data to analog data conversion</p> <p>b) it has current as an output</p> <p>c) both of the mentioned</p> <p>d) Can't say</p> <p>Ans-a</p> |
| 43 | <p>The conversion delay in successive approximation of an ADC 0808/0809 is</p> <p>a) 100 milliseconds</p> <p>b) 100 microseconds</p> <p>c) 50 milliseconds</p> <p>d) 50 microseconds</p> <p>Answer: b</p> <p>Explanation: The conversion delay is 100microseconds which is low as compared to other converters</p> |
| 44 | <p>In ADC 0809 acting as a CMOS device, how many analog inputs & channel multiplexers are present?</p> <p>A. 2</p> <p>B. 4</p> <p>C. 8</p> <p>D. 16</p> <p>Ans-C.8</p> |
| 45 | <p>8 input DAC has</p> <p>a) 8 discrete levels</p> <p>b) 16 discrete levels</p> <p>c) 128 discrete levels</p> <p>d) 256 discrete levels</p> <p>Solution :</p> <p>2^n discrete levels $2^8=256$</p> |
| | <p>Module VI: 8087 math coprocessor and memory interfacing</p> |
| 1 | <p>To operate 8087 in maximum mode, the pin MN/MX is</p> <p>a) connected to Vcc or power supply</p> <p>b) connected to ground</p> |

| | |
|---|---|
| | <p>c) left unconnected d) none of the mentioned</p> <p>Answer: b</p> <p>Explanation: The 8087 can operate in a maximum mode, only when the MN/MX (active low) pin of the CPU is grounded. In maximum mode, all the control signals are derived using a sequence chip known as a bus controller.</p> |
| 2 | <p>Why 8087 is referred to as Coprocessor?</p> <p>i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself.</p> <p>ii) Because 8087 is used in serial with main processor in a system, rather than serving as a main processor itself.</p> <p>iii) Because main Microprocessor handles the general program execution and the 8087 handles specialized math computations.</p> <p>a) i & iii b) ii & iii c) iii only. d) i only.</p> |
| 3 | <p>The coprocessors operate in _____ with a processor on the same buses and with the same instruction _____.</p> <p>a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.</p> |
| 4 | <p>If the microprocessor has 10 address lines, then the number of memory locations it is able to address is</p> <p>a) 512 b) 1024 c) 2048 d) none</p> |
| 5 | <p>Number of chips required to design 32KB using 16KB is</p> <p>a) 1 b) 2 c) 3 d) 4</p> |