

<b>Q1.</b>	<b>Choose the correct option for following questions. All the Questions are compulsory and carry equal marks</b>									
1.	_____ number of clock cycles are required to process 200 tasks in a six-segment pipeline.									
Option A:	204									
Option B:	205									
Option C:	206									
Option D:	207									
2.	Which of the examples below expresses the commutative law of multiplication?									
Option A:	$A + B = B + A$									
Option B:	$A \cdot B = B + A$									
Option C:	$A \cdot B = B \cdot A$									
Option D:	$A \cdot (B \cdot C) = (A \cdot B) \cdot C$									
3.	Von Neumann machine is an example of _____.									
Option A:	multiple instruction multiple data									
Option B:	multiple instruction single data									
Option C:	single instruction multiple data									
Option D:	single instruction single data									
4.	Consider a 2-level memory hierarchy of the form (m1, m2), where m1 is directly connected to the CPU. <table border="1" style="margin: 10px auto; border-collapse: collapse;"> <thead> <tr> <th style="padding: 5px;">Level(I)</th> <th style="padding: 5px;">Capacity (Si)</th> <th style="padding: 5px;">Cost (Ci)</th> </tr> </thead> <tbody> <tr> <td style="padding: 5px;">M1(Cache)</td> <td style="padding: 5px; text-align: center;">1024</td> <td style="padding: 5px; text-align: center;">0.1000</td> </tr> <tr> <td style="padding: 5px;">M2(Main)</td> <td style="padding: 5px; text-align: center;"><math>2^{16}</math></td> <td style="padding: 5px; text-align: center;">0.0100</td> </tr> </tbody> </table> Determine the average cost per bit.	Level(I)	Capacity (Si)	Cost (Ci)	M1(Cache)	1024	0.1000	M2(Main)	$2^{16}$	0.0100
Level(I)	Capacity (Si)	Cost (Ci)								
M1(Cache)	1024	0.1000								
M2(Main)	$2^{16}$	0.0100								
Option A:	0.01138									
Option B:	0.11138									
Option C:	0.21138									
Option D:	0.31138									
5.	MUL R1, R2 is _____ instruction.									
Option A:	one byte									
Option B:	two bytes									
Option C:	three bytes									
Option D:	four bytes									
6.	After interface of 4KB memory with CPU by using 1KB chip of RAM, CPU gives _____ address lines.									
Option A:	10									

Option B:	11																									
Option C:	12																									
Option D:	13																									
7.	<p>Consider a 4-stage pipeline processor. The number of cycles needed by the four instructions I1, I2, I3 and I4 in stages S1, S2, S3 and S4 is shown below-</p> <table border="1"> <thead> <tr> <th></th> <th>S1</th> <th>S2</th> <th>S3</th> <th>S4</th> </tr> </thead> <tbody> <tr> <td>I1</td> <td>2</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>I2</td> <td>1</td> <td>3</td> <td>2</td> <td>2</td> </tr> <tr> <td>I3</td> <td>2</td> <td>1</td> <td>1</td> <td>3</td> </tr> <tr> <td>I4</td> <td>1</td> <td>2</td> <td>2</td> <td>2</td> </tr> </tbody> </table> <p>What is the number of cycles needed to execute (i=1 to 4) {I1; I2; I3; I4;} loop?</p>		S1	S2	S3	S4	I1	2	1	1	1	I2	1	3	2	2	I3	2	1	1	3	I4	1	2	2	2
	S1	S2	S3	S4																						
I1	2	1	1	1																						
I2	1	3	2	2																						
I3	2	1	1	3																						
I4	1	2	2	2																						
Option A:	16																									
Option B:	23																									
Option C:	28																									
Option D:	30																									
8.	When the processor receives the request from a device, it responds by sending _____.																									
Option A:	Acknowledge signal																									
Option B:	BUS grant signal																									
Option C:	Response signal																									
Option D:	None of the mentioned																									
9.	If size of main memory is 4MB, size of cache memory is 64KB, block size is 32*8 then to interface cache memory with main memory number of blocks in main memory are _____.																									
Option A:	107213																									
Option B:	131072																									
Option C:	141072																									
Option D:	151072																									
10.	<p>The following switching functions are to be implemented using a decoder:  <math>f_1 = \sum m(1, 2, 4, 8, 10, 14)</math> <math>f_2 = \sum m(2, 5, 9, 11)</math> <math>f_3 = \sum m(2, 4, 5, 6, 7)</math>  The minimum configuration of decoder will be _____.</p>																									
Option A:	2 to 4 line																									
Option B:	3 to 8 line																									
Option C:	4 to 16 line																									
Option D:	5 to 32 line																									
11.	How many NAND circuits are contained in a 7400 NAND IC?																									
Option A:	8																									
Option B:	4																									
Option C:	2																									
Option D:	1																									

12.	Memory address of direct cache mapping with main memory 64K words, cache memory 2K words, block size 16 words have ____, ____, and _____ of TAG, LINE and WORD fields, respectively.
Option A:	7, 4, and 5 bits
Option B:	4, 5, and 7 bits
Option C:	5, 4, and 7 bits
Option D:	5, 7, and 4 bits
13.	How many two input AND gates and two input OR gates are required to realize $Y = BD + CE + AB$ ?
Option A:	3, 2
Option B:	2, 3
Option C:	3, 3
Option D:	2, 2
14.	When the processor receives the request from a device, it responds by sending _____.
Option A:	Acknowledge signal
Option B:	BUS grant signal
Option C:	Response signal
Option D:	None of the mentioned
15.	Exclusive-OR (XOR) logic gates can be constructed from what other logic gates?
Option A:	OR gates only
Option B:	AND gates and NOT gates
Option C:	AND gates, OR gates, and NOT gates
Option D:	OR gates and NOT gates
16.	The disadvantage of the hardwired approach is _____.
Option A:	It is very flexible
Option B:	It cannot be used for complex instructions
Option C:	It is costly
Option D:	less flexible & cannot be used for complex instructions
17.	The canonical sum of product form of the function $y(A, B) = A + B$ is _____.
Option A:	$AB + BB + A'A$
Option B:	$AB + AB' + A'B$
Option C:	$BA + BA' + A'B'$
Option D:	$AB' + A'B + A'B'$
18.	If the control memory has 128 bits, then the size of address field in microinstruction format is _____ bits.
Option A:	8
Option B:	7
Option C:	6
Option D:	5
19.	MAR $\leftarrow$ (PC) MDR $\leftarrow$ Memory

	$PC \leftarrow (PC) + 1$ $IR \leftarrow (MDR)$ This is the sequence of micro-operations in _____.
Option A:	fetch cycle
Option B:	execute cycle
Option C:	interrupt cycle
Option D:	indirect cycle
20.	Complement of the expression $A'B + CD'$ is _____.
Option A:	$(A' + B)(C' + D)$
Option B:	$(A + B')(C' + D)$
Option C:	$(A' + B)(C' + D)$
Option D:	$(A + B')(C + D')$

<b>Q2</b>	<b>Solve any Two Questions out of Three</b>	<b>10 mark each</b>
A	Explain different technique for design of control unit of computer.	
B	Design 4-bit BCD adder using IC 7483.	
C	What is micro program? Write microprogram for following operations I. ADD R1, M, Register R1 and Memory location M are added and result store at Register R1. II. MUL R1, R2 Register R1 and Register R2 are multiplied and result store at Register R1.	

<b>Q3</b>	
A	<b>Solve any Two</b> <b>5 mark each</b>
i.	Simplify $A + A'B + A'B'C + A'B'C'D$ using Boolean laws.
ii.	Explain memory interleaving Techniques.
iii.	Explain IEEE 754 floating point representation formats and represent $(34.25)_{10}$ to single precision format.
B	<b>Solve any One</b> <b>10 mark each</b>
i.	Realize the operation using only NAND gates. $F(A, B, C, D) = \pi M(0, 2, 3, 6, 7, 8, 9, 12, 13)$
ii.	Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 10 ns. Calculate- <ol style="list-style-type: none"> <li>1. Pipeline cycle time</li> <li>2. Non-pipeline execution time</li> <li>3. Speed up ratio</li> <li>4. Pipeline time for 1000 tasks</li> </ol>