Examination: SE Semester III Course Code: CSC304 and Course Name: DL&COA

Time: 2-hour

Max. Marks: 80

Q1.	Choose the correct option for following questions. All the Questions are compulsory and carry equal marks			
1				
1.	number of clock cycles are required to process 200 tasks in a six-segment			
Ontion A.				
Option R:	204			
Option C:	205			
Option D:	206			
Option D.				
2.	Which of the examples below expresses the commutative law of multiplication?			
Option A:	$\mathbf{A} + \mathbf{B} = \mathbf{B} + \mathbf{A}$			
Option B:	$\mathbf{A} \bullet \mathbf{B} = \mathbf{B} + \mathbf{A}$			
Option C:	$\mathbf{A} \bullet \mathbf{B} = \mathbf{B} \bullet \mathbf{A}$			
Option D:	$\mathbf{A} \bullet (\mathbf{B} \bullet \mathbf{C}) = (\mathbf{A} \bullet \mathbf{B}) \bullet \mathbf{C}$			
3.	Von Neumann machine is an example of			
Option A:	multiple instruction multiple data			
Option B:	multiple instruction single data			
Option C:	single instruction multiple data			
Option D:	single instruction single data			
4.	Consider a 2-level memory hierarchy of the form (m1, m2), where m1 is directly			
	connected to the CPU.			
	Level(I) Capacity (Si) Cost (Ci)			
	M1(Cache) 1024 0.1000			
	M2(Main) 2 ¹⁶ 0.0100			
	Determine the average cost per bit.			
Option A:	0.01138			
Option B:	0.11138			
Option C:	0.21138			
Option D:	0.31138			
5.	MUL R1, R2 is instruction.			
Option A:	one byte			
Option B:	two bytes			
Option C:	three bytes			
Option D:	four bytes			
6.	After interface of 4KB memory with CPU by using 1KB chip of RAM, CPU gives address lines.			
Option A:	10			

Option B:	11					
Option C:	12					
Option D:	13	13				
7.	Consider a 4-	stage pipelii	ne processor.	The number	of cycles n	eeded by the four
	instructions I	1, I2, I3 and	I4 in stages	S1, S2, S3 an	d S4 is sho	wn below-
		S 1	S2	S3	S4	
	I1	2	1	1	1	
	I2	1	3	2	2	
	I3	2	1	1	3	
	I4	1	2	2	2	
	What is the n	umber of cy	cles needed t	o execute (i=	1 to 4) {I1;	I2; I3; I4; } loop?
Option A:	16			```	, , ,	
Option B:	23					
Option C:	28					
Option D:	30					
8.	When the pr	ocessor rece	ives the requ	lest from a	device, it r	esponds by sending
Ontion A.	 Acknowledge signal					
Option B:	BUS grant si	onal				
Option C:	Response sig	nal				
Option D:	None of the mentioned					
-						
9.	If size of mai	n memory is	4MB, size c	f cache mem	ory is 64Kl	B, block size is
	32*8 then to interface cache memory with main memory number of blocks in					
	main memory are					
Option A:	107213					
Option B:	131072	131072				
Option C:	141072					
Option D:	151072					
10.	The followin	g switching	functions are	to be implem	nented usin	g a decoder:
	$f_1 = \sum_{i=1}^{n} (1, 2)$, 4, 8, 10, 14) $f^2 = \sum m(2, 1)$	5, 9, 11) f3 =	$= \sum m(2, 4, 3)$	5, 6, 7)
	The minimum	n configurati	ion of decode	er will be	·	
Option A:	2 to 4 line					
Option B:	3 to 8 line					
Option C:	4 to 16 line					
Option D:	5 to 32 line					
11	How many N	AND circuit	ts are contain	ed in a 7400)
Option A:				cu iii a 7400		:
Option R:						
Option C:	<u>4</u> 2					
Option D	<u> </u>					
	1					

12.	Memory address of direct cache mapping with main memory 64K words, cache
	memory 2K words, block size 16 words have, and of TAG, LINE
	and WORD fields, respectively.
Option A:	7, 4, and 5 bits
Option B:	4, 5, and 7 bits
Option C:	5, 4, and 7 bits
Option D:	5, 7, and 4 bits
13.	How many two input AND gates and two input OR gates are required to realize Y
	= BD + CE + AB?
Option A:	3, 2
Option B:	2,3
Option C:	3, 3
Option D:	2,2
14.	When the processor receives the request from a device, it responds by sending
	·
Option A:	Acknowledge signal
Option B:	BUS grant signal
Option C:	Response signal
Option D:	None of the mentioned
15.	Exclusive-OR (XOR) logic gates can be constructed from what other logic gates?
Option A:	OR gates only
Option B:	AND gates and NOT gates
Option C:	AND gates, OR gates, and NOT gates
Option D:	OR gates and NOT gates
1	
16.	The disadvantage of the hardwired approach is
Option A:	It is very flexible
Option B:	It cannot be used for complex instructions
Option C:	It is costly
Option D:	less flexible & cannot be used for complex instructions
•	•
17.	The canonical sum of product form of the function $y(A, B) = A + B$ is
Ontion A.	
Option R:	AD + DD + A A $AD + AD' + A'D$
Option C:	AD + AD + AD $BA + BA' + A'B'$
Option D:	DA + DA + A D $AB' + A'B + A'B'$
Option D.	AD + A D + A D
18	If the control memory has 128 bits, then the size of address field in
10.	microinstruction format is hits
Option Δ .	8
Ontion R.	7
Option C.	6
Option D	5
Option D.	
19.	$MAR \leftarrow (PC)$
17.	$MDR \leftarrow Memory$

	$PC \leftarrow (PC) + 1$
	$IR \leftarrow (MDR)$
	This is the sequence of micro-operations in
Option A:	fetch cycle
Option B:	execute cycle
Option C:	interrupt cycle
Option D:	indirect cycle
20.	Complement of the expression A'B + CD' is
Option A:	(A' + B) (C' + D)
Option B:	(A + B')(C' + D)
Option C:	(A' + B) (C' + D)
Option D:	(A + B')(C + D')

Q2	Solve any Two Questions out of Three10	mark each
А	Explain different technique for design of control unit of comput	ter.
В	Design 4-bit BCD adder using IC 7483.	
С	 What is micro program? Write microprogram for following ope I. ADD R1, M, Register R1 and Memory location M are added result store at Register R1. II. MUL R1, R2 Register R1 and Register R2 are multiplied and store at Register R1. 	erations and d result

Q3	
А	Solve any Two 5 mark each
i.	Simplify A+A'B+A'B'C+A'B'C'D using Boolean laws.
ii.	Explain memory interleaving Techniques.
iii.	Explain IEEE 754 floating point representation formats and represent (34.25)10 to single precision format.
В	Solve any One 10 mark each
i.	Realize the operation using only NAND gates. F (A, B, C, D) = π M (0, 2, 3, 6, 7, 8, 9, 12, 13)
ii.	 Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 10 ns. Calculate- 1. Pipeline cycle time 2. Non-pipeline execution time 3. Speed up ratio 4. Pipeline time for 1000 tasks